* T-Y Yeh and Y. N. Patt. "Alternative implementation of two-level adaptive branch prediction." In Proceedings of the 19th International Symposium on Computer Architecture, pages 124-134, May 1992. [ps]* T-Y Yeh and Y. N. Patt. "A comprehensive instruction fetch mechanism for a processor supporting speculative execution." In Proceedings of the 25th Annual International Symposium on Microarchitecture, pages 129-139, Portland, OR, December 1992. [ps]
* S. Pan, K. So, and J. T. Rahmeh. "Improving the accuracy of dynamic branch prediction using branch correlation." In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 76-84, October 1992. [pdf]
* S. McFarling, "Combining branch predictors, " WRL Technical Note TN-36, June 1993 [ps]
* P. M. Mills T. M. Conte, K. N. Menezes, and B. A. Patel. "Optimization of instruction fetch mechanisms for high issue rates." In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 333-344, June 1995. [ ps ]
* E. Rotenberg, S. Bennett, J.E. Smith, ""Trace cache: a low latency approach to high-bandwidth instruction fetching." In Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture, 1996. [ps]
* D. H. Friendly, S. J. Patel, and Y. N. Patt, "Alternative fetch and issue techniques from the trace cache fetch mechanism," In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture, 1997. [ps]
* R. F. Krick, G. J. Hinton, M. D. Upton, D. J. Sager, C. W. Lee, "Trace Based Instruction Caching," U.S. Patent #6,018,786, January 25, 2000. [ps]
* Y. N. Patt, W. Hwu, and M. Shebanow. "Critical issues regarding hps, a high performance micro architecture." In Proceedings of the 18th Workshop on Microprogramming, pages 109-116, 1985. [pdf]
* S. Weiss and J. E. Smith. "Instruction issue logic in pipelined supercomputers." In IEEE Transactions on Computers, C-33:1013-1022, November 1984. [pdf]
* W. W. Hwu and Y. N. Patt. "HPSm, a high performance restricted data flow architecture having minimal functionality." In Proceedings of the 13th International Symposium on Computer Architecture, pages 297-306, June 1986. [pdf]
* G. S. Sohi and S. Vajapeyam. "Instruction issue logic for high-performance
interruptable pipelined processors." In Proceedings of the 14th Annual
Symposium on Computer Architecture, pages 27-34, June 1987. [pdf]
* W. W. Hwu and Y. N. Patt. "Checkpoint repair for high performance
out-of-order execution machines." In IEEE Transaction on Computers,
C-36:1496-1514, December 1987. [pdf]
* W. W. Hwu, S. A. Mahlke, W. Y. Chen, P. P. Chang, N. J. Warter, R.
A. Bringmann, R. G. Ouellette, R. E. Hank, T. Kiyohara, G. E. Haab, J.
G. Holm, and D. M. Lavery. "The Superblock: An Effective Technique for
VLIW and Superscalar Compilation" In The Journal of Supercomputing,
Kluwer Academic Publishers, 7, 1993, pp. 229-248. [ps,
pdf]
* B. R. Rau. "Iterative modulo scheduling: An algorithm for software pipelining loops." In Proceedings of the 27th International Symposium on Microarchitecture, pages 63-74, December 1994. [pdf]
* D. M. Lavery and W. W. Hwu. "Modulo Scheduling of Loops in Control-Intensive
Non-Numeric Programs," In Proceedings of the 29th ACM/IEEE International
Symposium on Microarchitecture, pp. 126-137. [pdf]
* V. Bala and N. Rubin. "Efficient Instruction Scheduling Using Finite
State Automata," In International Journal of Parallel Programming, Special
issue on the most significant papers from the ACM/IEEE International Symposium
on Microarchitecture, Vol. 25, No. 2, April 1997. [pdf]
* P.P. Chang, N.J. Warter, S.A. Mahlke, W.Y. Chen, and W.W. Hwu. "Three architectural models for compiler-controlled speculative execution." IEEE Transactions on Computers, 44(4):481-494, April 1995. [pdf]
* S. A. Mahlke, W. Y. Chen, R. Bringmann, R. Hank, W. W. Hwu, M. Schlansker and B. Rau, "Sentinel Scheduling: A Model for Compiler-Controlled Speculative Execution," In ACM Transactions on Computer Systems, vol. 11, No. 4, November, 1993, pp. 376-408. [ unavailable online ]
* J.C. Park and M.S. Schlansker. "On predicated execution," Technical Report HPL-91-58, Hewlett Packard Laboratories, Palo Alto, CA, May 1991. [pdf]
* S.A. Mahlke, D.C. Lin, W.Y. Chen, R.E. Hank, and R.A. Bringmann. "Effective compiler support for predicated execution using the hyperblock." In Proceedings of the 25th International Symposium on Microarchitecture, pages 45-54, December 1992. [ps, pdf]
* S. A. Mahlke, R. E. Hank, J. E. MCormick, D. I. August, W. W. Hwu, "A Comparison of Full and Partial Predicated Execution Support for ILP Processors," In Proceedings of the 22nd Annual International Symposium on Computer Architecture, Santa Margherita Ligure, Italy, June 1995, pp. 138-150. [ps, pdf]
* R.P. Colwell, R.P. Nix, J.J. O'Donnell, D.B. Papworth, and P.K. Rodman. "A VLIW architecture for a trace scheduling compiler." In Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems, pages 180-192, April 1987. [pdf]
* B.R. Rau, D.W.L. Yen, W.Yen, and R.A. Towle, The "Cydra 5 departmental supercomputer," IEEE Computer, 22(1):12-35, January 1989. [pdf]
* J.C. Dehnert, P.Y. Hsu, and J.P. Bratt," Overlapped loop support in the Cydra-5," In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, pages 26-38, April 1989. [pdf]
* D.I. August, D. Connors, S. A. Mahlke, J. Sias, K. Crozier, B. Cheng, P. Eaton, Q. Olaniran, W. W. Hwu, "Integrated Predicated and Speculative Execution in the IMPACT EPIC Architecture," In Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA), June 27 - July 1, 1998, Barcelona, Spain, pp. 227-237. [ps, pdf]
* M.Schlansker and V.Kathail, "Critical path reduction for scalar programs," In Proceedings of the 28th International Symposium on Microarchitecture, pages 57-69, December 1995. [pdf]
* W. W. Hwu, D. I. August and J. W. Sias" Program Decision Logic Optimization Using Predication and Control Speculation," In Proceedings of the IEEE, November, 2001, pp. 1660-1675. [pdf]